Analog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs With Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures

Registro completo de metadados
MetadadosDescriçãoIdioma
Autor(es): dc.contributorUniversidade de São Paulo (USP)-
Autor(es): dc.contributorIMEC-
Autor(es): dc.contributorUniversidade Estadual Paulista (UNESP)-
Autor(es): dc.creatorSilva, Vanessa C. P.-
Autor(es): dc.creatorPerina, Welder F.-
Autor(es): dc.creatorMartino, Joao A.-
Autor(es): dc.creatorSimoen, Eddy-
Autor(es): dc.creatorVeloso, Anabela-
Autor(es): dc.creatorAgopian, Paula G. D. [UNESP]-
Data de aceite: dc.date.accessioned2022-08-04T21:57:42Z-
Data de disponibilização: dc.date.available2022-08-04T21:57:42Z-
Data de envio: dc.date.issued2022-04-28-
Data de envio: dc.date.issued2022-04-28-
Data de envio: dc.date.issued2021-07-01-
Fonte completa do material: dc.identifierhttp://dx.doi.org/10.1109/TED.2021.3077349-
Fonte completa do material: dc.identifierhttp://hdl.handle.net/11449/218277-
Fonte: dc.identifier.urihttp://educapes.capes.gov.br/handle/11449/218277-
Descrição: dc.descriptionThe analysis of vertically stacked nanosheet (NS) n-type transistors with two different metal gate-stacks (with a total thickness of 7.5 and 4.7 nm) is presented in this work from room temperature to 200 degrees C. The focus in this work is on the classical analog figures of merit (FoM). In all NS devices, superior performance is observed that is confirmed by the subthreshold swing variation with temperature, which is very close to the theoretical thermal limit. The Al-based (n*) gate-stack NS n-channel NS field effect transistors (NSFETs) in general present higher transconductance, transistor efficiency, early voltage, and intrinsic voltage gain (A(V)) thanks to the better electrostatic coupling between the gates and the silicon NSs. An A(V) of about 47 dB (gate-stack (n*), L = 200 nm, 200 degrees C) is obtained. The low-frequency noise analysis demonstrates the presence of flicker noise dominated by carrier number fluctuations as the main type of noise and presents a low current noise power spectral density Sid of 10(-19) A(2)/Hz at a drain current of 1 mu A and a drain voltage of 50 mV for a frequency of 10 Hz.-
Descrição: dc.descriptionConselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq)-
Descrição: dc.descriptionCoordenação de Aperfeiçoamento de Pessoal de Nível Superior (CAPES)-
Descrição: dc.descriptionUniv Sao Paulo, BR-05508010 Sao Paulo, Brazil-
Descrição: dc.descriptionIMEC, B-3001 Leuven, Belgium-
Descrição: dc.descriptionUniv Sao Paulo, PSI Elect Syst Engn Dept, BR-05508010 Sao Paulo, Brazil-
Descrição: dc.descriptionSao Paulo State Univ, Dept Elect & Telecommun Engn, BR-13876750 Sao Joao Da Boa Vista, Brazil-
Descrição: dc.descriptionSao Paulo State Univ, Dept Elect & Telecommun Engn, BR-13876750 Sao Joao Da Boa Vista, Brazil-
Formato: dc.format3630-3635-
Idioma: dc.languageen-
Publicador: dc.publisherIeee-inst Electrical Electronics Engineers Inc-
Relação: dc.relationIeee Transactions On Electron Devices-
???dc.source???: dc.sourceWeb of Science-
Palavras-chave: dc.subject1/f noise-
Palavras-chave: dc.subjectanalog operation-
Palavras-chave: dc.subjectlow-frequency (LF) noise-
Palavras-chave: dc.subjectMOSFET-
Palavras-chave: dc.subjectnanosheets (NSs)-
Título: dc.titleAnalog Figures of Merit of Vertically Stacked Silicon Nanosheets nMOSFETs With Two Different Metal Gates for the Sub-7 nm Technology Node Operating at High Temperatures-
Tipo de arquivo: dc.typelivro digital-
Aparece nas coleções:Repositório Institucional - Unesp

Não existem arquivos associados a este item.